

About the Programme

This is a hands-on laboratory-oriented programme, delivered by leading experts from academia, researchers, and industry in field of VLSI design. The training will be delivered using industry standard EDA tools integrated with standard process design kit (PDK). The programme strive to provide students with a comprehensive understanding of the design and implementation of integrated electronic circuits for successful career in IC Design and associated industries.

Targeted Beneficiaries

- Students of Pre-final or Final year in B.Tech./MTech./M.Sc./ECE/Electronics/VLSI/Physics) or equivalent
- Researchers and academicians in the field of VLSI

Selection Criteria

- Academic degree and performance
- Reservation as per Gol rules
- Industrial exposure
- Interview

Who can Apply?

- Students of Pre-final/Final year in B.Tech./MTech./M.Sc. (ECE/Electronics/VLSI/Physics) or equivalent.
- Researchers and academicians in the field of VLSI design.
- Entrepreneurs working in the similar areas.
- Industry/MSME/Gol/Private persons.

Terms and Conditions

- Selected candidates shall attend the programme physically.
- Attendance (100%) is mandatory.
- The course content related, materials such as hand-outs, photos, videos, and similar other stuffs must not be shared outside.



www.ceeri.res.in

Pilani, Rajasthan-333031, India



Entrepreneurship and Skill Development Programme on Advanced VLSI Design

03-07 March 2025



CSIR - Central Electronics Engineering Research Institute,
Pilani, Rajasthan, India

Programme Dates: 03-07 March 2025

About CSIR-CEERI, Pilani

Chips Designed by CSIR-CEERI, Pilani

APPLY ONLINE

www.ceeri.res.in

or scan QR code to register



Central Electronics Engineering Research Institute (CEERI), Pilani, a constituent laboratory of CSIR. The foundation stone for the establishment of CSIR-CEERI National Laboratory of CSIR was laid on 21st September 1953 by Pt. Jawaharlal Nehru at Pilani.

This National Research Laboratory was established to give impetus to research and development of electronics in the country and to make the country self-reliant.

Last Date to Apply: 25 Feb. 2025

Contacts

Mr. Pramod Tanwar
Sr. Principal Scientist
& Head PME
CSIR-CEERI, Pilani
pramod@ceeri.res.in
01596-252445

Dr. Jai Gopal Pandey
Sr. Principal Scientist
CSIR-CEERI, Pilani
jai@ceeri.res.in
01596-252409

